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65-246 Zielona Go´ra, POLAND, G.Labiak@iie.uz.zgora.pl
ABSTRACT
The paper presents a graphical notation for modeling
of complex behavior of reactive systems. This nota-
tion, called statechart diagrams and invented by David
Harel, features state-based description, concurrency and
hierarchy. Other very essential characteristic of the di-
agrams is their very strict and formal deﬁnition, which
allows to apply formal methods (e.g. based on state
space characteristic function). This formal deﬁnition
makes that, on one hand, statechart diagram can be di-
rectly implemented in programmable structure, and, on
the other hand, their behavior can be analyzed against
deadlock detection or can be transformed into other
computational model (e.g. FSM). The paper concen-
trates on relations between some statechart semantic
structures and their inﬂuence on the number of com-
putational resources, what is very important for the im-
plementation of formal methods algorithms.
Index Terms— statechart diagrams, logic-based syn-
thesis, memory-based synthesis, computational resources
consumption
1. INTRODUCTION
In the digital controller modeling with statechart dia-
grams a selection of statecharts syntactic structures has
strong inﬂuence on some computational aspects. De-
pending on the target synthesis method, memory-based
or logic-based, these aspects falls into two categories,
respectively: memory complexity and logic complex-
ity. Memory complexity consists of global states and
transitions between them, whereas logic complexity makes
up of logic gates.
2. SYNTAX OF STATECHARTS
The statechart diagrams ([1]) have been devised in or-
der to improve the speciﬁcation of reactive systems of
complex behavior. It is a state-based graphical nota-
tion which enhances the traditional ﬁnite automata with
concurrency, hierarchy and broadcast mechanism. States
are connected by arcs with predicates. A complex state
can be assigned a group of states (simply or complex),
thus creating hierarchy relationships. States can be in a
concurrency relationship. An activity can be removed
from subordinated states in the exception style through
ﬁring transition from their ancestor. The presence of
the ﬁnal state (in the diagram bull’s eye) prevents ex-
ception transitions, unless the ﬁnal state is active.
The big problem with statecharts is syntax and se-
mantics. A variety of applications domains caused that
many authors proposed their own syntax and semantics
([2]), sometimes differing signiﬁcantly. Syntax and se-
mantics presented in this paper are intended for spec-
ifying the behavior of binary digital controllers which
would satisfy as much as possible the UML norm [3].
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Fig. 1. Example of Statechart diagram.
It was assumed that syntax of statecharts (eg au-
thor’s HiCoS system [4] is to be intended for untimed
control systems which operate on binary values. Hence,
our statecharts feature hierarchy and concurrency, sim-
ple state, composite state, end state, discrete events, ac-
tions assigned to state (entry, do, exit), simple transi-
tions, history attribute (makes that state remember its
past activity) and logic predicates imposed on transi-
tions, whereas cross-border transitions are forbidden.
Another very essential issue is to allow the use of feed-
backs, it means that events generated in a circuit can af-
fect its behavior. The role of an end state is to prevent
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removing away an activity from a sequential automa-
ton before the end state became active. Others syn-
tax characteristic like cross-level and composite transi-
tions, synch states have been passed over. An example
of statechart is depicted in ﬁgure 1, where event a ∈ X
is an input to the system and event b ∈ Y is an output.
Events b and c are of local scope.
3. SEMANTICS OF STATECHARTS
For synthesis statechart-base logic controller it is nec-
essary to deﬁne precisely its behavior in terms of logic
values. In ﬁgure 2 a simply diagram and its waveforms
illustrate the main dynamics features. Logic value 1
means activity of a state or presence of an event and
value 0 means their absence. When transition t1 is ﬁred
(T = 350) event t1 is broadcast and becomes available
to the system at next instant of discrete time (T = 450).
The activity moves from state START to state ACTION,
where entry action (keyword entry) and do-activity (on-
going activity, keyword do) are performed (events entr
and d are broadcast). Now transition t2 becomes en-
abled. Its source state is active and predicate imposed
on it (event t1) is met. So, at the instant of time T =
450, the system transforms activity to the state STOP,
performs exit action (keyword exit, event ext) and trig-
gers event t2, which do not affect any other transition.
The step is ﬁnished. Summarizing, dynamic character-
istics of hardware implementation are as follows:
• system is synchronous,
• system reacts to the set of available events through
transition executions,
• generated events are accessible to the system dur-
ing next tick of the clock.
4. REACTOR CONTROLLER EXAMPLE
A chemical reactor is an example of industry techno-
logical process, in which reacting substances of two
kinds are strictly measured out and next are mixed in
water environment (Fig. 3). The process consists of
three stages:
• water preparing and substrates weighting of given
mass – state FILLING,
• ingredient stirring in main container for given pe-
riod of time – state PROCESS,
• preliminary process preparing; this stage involves
removing discards from scales and from main
container – state INITIATING.
The operator, who supervises course of process, has
at his/her disposal a control desk which is capable of:
a)
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Fig. 2. Simple diagram (a), its waveform (b) and equiv-
alent FSM (c)
break-down signalling (AU signal), initiate process re-
questing (REP signal), process starting (AUT signal).
As it is can be seen in the Fig. 3, the operator is allowed
to signal break-down in course of ﬁlling of containers
and in course of chemical process execution. Incom-
ing signals to the controller are signals from weight
and level sensors (B1, B2, NLIM, Nmax, Nmin) de-
ployed in chemical installation and signals from exter-
nal clocks, which are assigned to measure given time
intervals. Outgoing signals from controller are setting
signals for pump valves, belt conveyors, mixer engine
and for clocks (V1, V2, V3, V4, V5, V6, EV, C1, AC1,
C2, AC2, M, TM1, TM2). Fig. 4 presents reactor block
diagram.
Functioning of a chemical plant is as follows (Fig.
3). System starts from state START and next in case
of lack of break-down signal moves into state INITI-
ATING, where main container and belt conveyors are
cleared out of previous cycle process remainders. Next,
with signal AUT, preparing of process ingredient is started
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Fig. 3. Schematic diagram of the reactor.
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– state FILLING. In this state, break-down notiﬁcation
(signal AU) makes that state RESTART becomes active
and after the failure is repaired active state of superstate
FILLING becomemost recently active ones. Behaviour
of this kind is achieved with the use of history attribute.
After all the containers (main container and scale con-
tainers) are properly ﬁlled main chemical process is be-
ing started, where reaction time (state REACTION) is
measured by external clocks. Start of an ensuing pro-
cess is triggered after signal AUT is introduced from
control desk, under that condition, that main container
is emptied to the desired level (Nmin signal). Then sys-
tem moves to the FILLING state.
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Fig. 4. Statechart diagram of the reactor.
5. LOGIC-BASED SYNTHESIS
Statechart diagram synthesis is a process where con-
troller described by statecharts is turned into design in
terms of logic gates and ﬂip-ﬂops and implemented in
hardware (eg. FPGA) [4].
5.1. Foundations of hardware implementation
The main assumption of a hardware implementation is
that the systems speciﬁed in this way can directly be
mapped into programmable logic devices. This means
that elements from a diagram (for example states or
events) are to be in direct correspondence with resources
available in a programmable device – mainly ﬂip-ﬂops
and programmable combinatorial logic. Basing on that
assumption and taking into account assumed dynamic
characteristics, following foundations of hardware im-
plementation has been formulated:
• each state is assigned one ﬂip-ﬂop,
• each event is also assigned one ﬂip-ﬂop,
• based on diagram topography and rules of transi-
tion executions, excitation functions are created
for each ﬂip-ﬂop in a circuit.
SYSTEM STATECHART 
excitation 
functions
flip-flop 
registry 
clock 
reset 
signal 
functions
Fig. 5. Statechart diagrams Hardware Implementation
Statechart diagrams synthesis yields scheme pre-
sented in Fig. 5 and farther description is mainly re-
volving around speciﬁcation of ﬂip-ﬂop excitation func-
tions of two types: state ﬂip-ﬂops and event ﬂip-ﬂops.
5.2. State ﬂip-ﬂop excitation functions
Every state is assigned one ﬂip-ﬂop. Logic 1 on its
output means occurrence of one of two situations:
• activity of state (to whom the ﬂip-ﬂop was as-
signed),
• remembering that the state was most recently ac-
tive – this takes place in case of states with his-
tory attribute.
These two circumstances are essentially different. There-
fore it is necessary to deﬁne the rules which will allow
to determine the former and the latter situation in an
unambiguous way. As far as activity of a state is con-
cerned, this is realized on the basis of activity of ﬂip-
ﬂops assigned to the superordinate states. The state is
said to be active when every ﬂip-ﬂop bound with the
states belonging to the path (in sense of hierarchy tree)
carried from the state to the root state (located on top of
a hierarchy) is asserted. Formally activating condition
is calculated in the following way:
activecond(s) =
∏
si∈path(root,s)
si (1)
where si is a signal from ﬂip-ﬂop output.
Having established a role that ﬂip-ﬂop is to play in
a digital circuit it is possible to formulate general as-
sumption regarding its excitation function. This func-
tion yields 1 when the state bound with given ﬂip-ﬂop
is:
• not active and in next iteration will be active,
• an active state or is, so called, a recently active
state (it can take place in case of state with his-
tory attribute) and in next iteration will also be
active or recently active.
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One characteristic feature of these two assumptions is
causal relationship which consist in that before state be-
came most recently active it must be prior active. This
observation leads to state ﬂip-ﬂop excitation function
of following shape:
δ(s) = activate(s)︸ ︷︷ ︸
a
+ s ∗ inactivate(s)︸ ︷︷ ︸
b
(2)
where a and b, respectively, are:
a) activating component,
b) sustaining activity component.
D
C
Q
s
inactivate
activate
s
Q
δ
Fig. 6. Logic diagram of ﬂip-ﬂop excitation function.
A variable s in equation 2, is a feedback signal and
its role is to sustain ﬂip-ﬂop activity since the moment
speciﬁed by activate component till the moment deter-
mined by inactivate factor. The excitation function de-
ﬁned in that way leads to the logic diagram presented
in ﬁgure 6. Farther descriptions of synthesis rules of
state ﬂip-ﬂop excitation function are focused around
detailed deﬁnition of activating components and inacti-
vating factor.
5.3. Event ﬂip-ﬂop excitation functions
Hardware implementation in FPGA structures is based
on the assumption that the circuit responds to the set
of currently available events in next tick of discrete
time. Between an event and a respond to it there is a
period of time equal to a period of clock signal. To ful-
ﬁll this assumption there is a necessity to bound with
every place in circuit where event can be triggered one
ﬂip-ﬂop. The ﬂip-ﬂop’s assignment is to sustain infor-
mation about an event for the clock signal period. Basi-
cally, there are four possible places where an event can
be generated:
5.3.1. Transition
Firing transition can be assigned broadcasting set of
events. Excitation function of such a ﬂip-ﬂop is a sim-
ple enabling transition condition:
δ(et) = encond(t) (3)
where encond(t) is fulﬁlled when both transition source
state is active (active(out(t))) and control pre-emptive
internal condition (regarding end states) are fulﬁlled
and events imposed on the transition are present.
5.3.2. Entry action
Every state can be assigned an entry action, which is
executed when state is being activated. This is, of course,
broadcast set of events. Activation of a state takes place
when, at given moment of discrete time, state is not ac-
tive (factor a) and at next instant of time will become
active (factor b):
δ(een) = activecond(s)︸ ︷︷ ︸
a
∗
∏
si∈path(root,s)
δ(si)
︸ ︷︷ ︸
b
(4)
5.3.3. Do action
Sometimes called static action is a set of events which
are broadcast at every tick of clock signal, as long as
state to which the action is ascribed is active. There-
fore, an excitation function boils down to the state ﬂip-
ﬂop excitation function (see section 5.2).
5.3.4. Exit action
This action complements entry action and is being ex-
ecuted when given state is active (factor a) and at next
instant of time will lose activity (factor b):
δ(eex) = activecond(s)︸ ︷︷ ︸
a
∗
∏
si∈path(root,s)
δ(si)
︸ ︷︷ ︸
b
(5)
6. MEMORY-BASED SYNTHESIS
In some ways statechart-based controller can be per-
ceived as a ﬁnite state machine of a Moore type ([5], [6]
and see Fig. 2c), so equivalent Moore automaton can
be constructed. Transformation of statechart diagrams
into FSM model involves constructing equivalent ﬁ-
nite state machine, which for external observer behaves
just the way statechart does. The construction involves
building equivalent Moore-type automaton from state-
chart elements, where members of the sets are explic-
itly enumerated and functions are given symbolically
in tabular form, e.g. KISS format transition table.
Classic Moore automatom is deﬁned as a quintuple
〈X,S, Y, δ, λ〉, where X is a set of input signals, S is
a set of states, Y is a set of output signals, δ is a tran-
sition function and λ is an output function dependent
only on states. The set of equivalent FSM input signals
X is the set of statechart input events, the set of FSM
output signals Y is the set of statechart events visible
to the environment. The set S of equivalent FSM states
is a set of statechart global states which are constructed
from local activities: states, actions (transition, entry,
exit) and events broadcast when transition is ﬁred (e.g.
t1 and t2 in diagram from Fig. 2). Transition function
δ is a function which maps current global state into next
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Fig. 7. FSM implementation using ROM memory
global state depending on the set of currently accessi-
ble events, hence transition function δ is a vector of
Boolean functions. Each component of the vector (in
the context of digital synthesis called excitation func-
tion) is bound up with either a state or action or tran-
sition event. The rules of building this functions are
presented in [6] and [4].
FSM can be implemented using memory block (e.g.
Read Only Memory) and register (see Fig. 7, [7] and
[8]). State and input variables constitute memory ad-
dress variables. The words of memory are storing the
encoded present state and output variables. The next
state code is formed with input values and present-state
code.
Let m be the number of inputs, n be the number of
state variables and y be the number of outputs of FSM.
Then the size of the memory is equal:
M = 2(m+n) · (n+ y) (6)
wherem+n is the size of address, and n+y is the size
of the memory word.
Applying functional decomposition the size of the
memory block can further be substantially reduced. In
this approach memory block is serially decomposed
into two blocks: an address modiﬁer and memory block
of smaller capacity ([7] and [8]).
7. DISCUSSION ON COMPUTATIONAL
COMPLEXITY
Statechart diagrams, in comparison with their precur-
sor formalism, i.e. FSM and Petri nets, features quite
rich set of syntactic structures. Owing to this syntac-
tic abundance, one behavior can be modeled on may
ways. Using various syntactic structure leads to differ-
ent computational resources consumption, hence it is
worth to know how given structure translate into com-
putational resources.
7.1. States
Fundamental syntactic feature in statecharts is a state
(in the diagrams rounded rectangle) and a signal (which
corresponds to event). In terms of logic complexity
every state excitation function contributes to regular
logic consumption (see equation 2). In terms of mem-
ory complexity every state increases number of state
variable and number of global states (see equation 6),
where increase in number of global state es exponen-
tial.
7.2. Signals
The increase in input variables, in terms of memory
complexity, makes that memory consumption is sim-
ilar to memory consumption caused be the states. In
case of logic synthesis additional signal is yet another
variable in Boolean formulas creating logic functions.
7.3. Events
The events in the diagrams represent these occurrences
which are worth to notice [3], especially are useful in
synchronizing overlapping concurrent processes. Ev-
ery event introduced is as a action (transition, entry,
do, exit) is treated like a additional state (except for
do action which activity is equivalent to state to which
is assigned), therefore event increases logic consump-
tion (by its excitation function, see eq. 3, 4 and 5) and
increase number of state variables and hence space of
global space.
7.4. History attibute
The history attribute makes that state remembers its
past activity, namely, when activity comes back to com-
pound state, its directly subordinate sequential automa-
ton start its activity not from the start state, but from
most recently active state (ie. from this state which was
active when activity had been removed by higher hier-
archy level transition).
Presence or absence of history attribute makes not
much difference to combinatorial logic consumption,
it does not affect the number of ﬂip-ﬂops and hence
nor the number of state variables, but substantially con-
tributes to increase in number of global states. Equiv-
alent FSM becomes very complex. The difference is
clearly visible in Reactor controller example. Fig. 4
presents the diagram where history attribute is neces-
sary only for transition t5 and t15 (not for t2, t6 and
t16). When transition t6 is ﬁred compound state Fill-
ing remembers its past activity (12 possibilities) what
in combination with currently active states multiplies
the number of global states. This ﬂaw can be rem-
edy by proper synchronization of transition t6, namely
this transition is only ﬁred when states StopM, Stop1
and Stop2 are simultaneously active. This is achieved
by using local variable x, y and z (see Fig. 8). By
this synchronization the number of global states has
been reduced from 137 to only 42 (see Tab. 1 and
Reactorcontroller).
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Fig. 8. Diagram improved with variables (Reactor ).
8. CONCLUSION
Statechart diagrams can be synthesized both into pro-
grammable structures and memory. In author’s approach
logic synthesis is conducted through Binary Decision
Diagrams (BDDs) which are strongly dependent on vari-
able order. Author’s tests, conducted at random vari-
able order, showed that resources consumption takes
only small fraction of capacity of modern devices.
Table 1 presents syntax properties of the controllers
both statecharts and FSMs. Table 2 compares results
of the synthesis from before ROM-based synthesis (be-
fore) and after synthesis (after, realized according to
idea presented in section 6). Transformation into FSM
features exponential complexity, therefore simplifying
input diagram is very crucial. The diagram (Reactor)
is the best example of this.
It is worth to see that synthesis scheme from sec-
tion 6 gives gain more than 90%, especially in complex
examples(!), the more complicated controller, the de-
crease in memory bits is bigger (tenfold or more!).
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